Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by simon0123

  1. S

    question about transmission gate

    HI i would like to ask why transmission gate has a wider swing when using transmission gate uesd as switch? thanks
  2. S

    Capacitance Calculation

    Please see the attachement
  3. S

    Capacitance Calculation

    HI I would like to know how to calculate the output capacitance of the A1 and A2 when Clk1 is on and when Clk2 is on. Thx
  4. S

    finite gain transfer function of integrator

    HI I am designing a second order low pass delta sigma modulator. I want to calculate the real (finite gain) transfer function of the integrators which are noninverting and delaying. I have searched on the internet and found the transfer function is 1/[1-(1-1/A)z^-1]. However, I can't derive it...
  5. S

    setting ideal switch in cadence

    HI How to set the ideal switch in cadence? When 3.3V, the switch allow signal to pass through it. When 0V, the switch block the signal to pass. How to set the switch? THX
  6. S

    Vbe(base-emitter voltage of BJT) vs temperature

    HI I would like to ask why Vbe has a negative temperature coefficient? How to prove it ? thx a lot
  7. S

    help on delta sigma ADC

    Here is the circuit i constructed. But the results are not correct
  8. S

    help on delta sigma ADC

    HI I am now constructing an ideal model of SC second order delta sigma data converter in Cadence. The structure that I use is CFFB. However, I dont know how to make the feedback path(output from one bit quantizer to first and second SC integrator). Can anyone tell me how to do it? Thanks. PS. I...
  9. S

    op amp simulation help

    i make the changes, and the follwoing is the simulation result. I think this is the correct result, right? Actually, i want to change the single end output to differential outputs which will be used as integrator in sigma delta ADC. So, I want to know how to simulate an fully differenetial...
  10. S

    opamp simulation help

    after I set the VDC = 1.65 I see the gain is about 83dB. The following is the result, is it correct?
  11. S

    opamp simulation help

    if I set the VDC = 1.65V, the nmos will work??
  12. S

    op amp simulation help

    I have draw a folded cascode opamp and I want to simulate it open loop gain and phase. The way that I used to simulate an opamp is to connect a AC source to the non-inverting input and connect a 1F capacitor to inverting input. Also connect a 1G resistor between output and inverting input. (P.S...

Part and Inventory Search

Back
Top