Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
eplanation of working of n-mos
Hello the explanation regarding the Weak logic 1 by NMOS and logic 0 by PMOS, I felt is inadequate. Can anyone elighten on this in detail??
This is one of the major interview questions in physical Design VLSI and MOS Circuit analysis.
Thanks in advance
HI EVERYBODY I M TRYING TO WRITE A CODE FOR FIFO AND GOT THIS SAMPLE FROM THE NET. NOW I HAD WRITTEN A TESTBENCH FOR THIS AND IN THE FUNCTIONAL SIMULATION I M UNABLE TO GET THE READ AND WRITE POINTERS UPDATED. CAN ANYONE HELP SOLVE THIS PROBLEM??
module fifo2(clk, rst, fr, fw, data, out)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
