Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I know that most of the digital designs use flip flops because they are more compatible with EDA tools and timing calculations are easier with FFs. But I wanted to know if there is any situation or scenario where latch is preferred over FF?
Thank you.
regards,
Shweta
Hi,
I have been trying to derive an equaltion of carry out signal of binary full adder in terms of delete and propagate signal but not able to find one. If anyone knows the relation, please explain.
carry_out = AB + Ci(A xor B)
D = A_bar AND B_bar
P = A xor B
Thank you.
its aging, like transistors degrade due to heating effects and all and slows down which results in slowing down the clock and performance degradation in chip. I want some more elaboration on reasoning part.
Hi,
I would like to know if fixing DRC and LVS impacts timing in any way. Is there a chance that it might degrade setup/hold timing?How exactly they are related?
but if we are downsizing in the same Vt then how will downsizing will reduce the power? Also what does timing variation mean here? Does this mean that its timing variation across the different corners is less?
Hi,
I wanted to know what are the disadvantages of downsizing cells to fix hold violations? Other than setup timing might degrade. If there is enough setup margin then what are the disadvantages of downsizing?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
