Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Why is a latch being created in the following code?
The latch is created in next_S under next state logic
module main(a,b,c,d,e,R,en,clk,S,z,k,count,reset);
input [3:0]a;
input [3:0]b;
input [3:0]c;
input [3:0]d;
input [3:0]e;
wire [3:0]x;
wire [3:0]y;
input reset;
output wire...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
