Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My question is whether clock and input signal is applied while measuring power dissipation of a chip at front-end level? If clock is on the rms and avg. power will not be same?
Re: maximum glitch energy +current steering dac
segmentation means the main dac is consist of different sub dacs working parally..
---------- Post added at 07:28 ---------- Previous post was at 07:24 ----------
paper referenced above ,doesn't tells how INL is related to unit area(table1)?can...
hi
i want to design a current output dac having segmented architecture of binary+unary weighted ,i want to know that for N bit dac design what factors decides segmentation and how optimum segmentation can be done wrt. accuracy,speed and area?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
