Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
These two papers and Stuart Sutherland's - SystemVerilog for Design
www.syosil.com/files/publications/FDL04_jensen_kruse_ecker_zambaldi.pdf
**broken link removed**
Hi,
I am designing an accelerator card that receives data over the 10G Ethernet and writes to a SATA drive. The card needs to sit in a windows PC PCIe slot. As such the data that is written to the SATA drive needs to be seen by the Windows.
I can see how I can put 10G MAC, PCIe and SATA...
Hi,
I have a following statement in my code -
genvar sliteIfIter_grp1
generate for ( sliteIfIter_grp1=0;
sliteIfIter_grp1<MAX_SLITE_GRP1;
sliteIfIter_grp1+=1)
The psuedo code to assign MAX_SLITE_GRP1 is
if (SLITE_NUM > 4)
localparam MAX_SLITE_GRP1 =...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
