Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all,
Hello,
I have a problem with USB1.1 Quartus project from Open-Cores (usbhostslave). I can not figure out how to connect and mange the input/output ports in its project and in which way I can map them to physical USB connector's pins.
Precisely, I need a project that works with this IP...
Thank you,
My design is about a simple LFSR, but as I search through my .sdf file, I find it that DC has not considered any delay for my interconnects, but my cells have their delays and it has been reported in the sdf file. I should add that, I have considered the input and output delays and...
Hello all,
I used Design Compiler to generate .sdf file for my design; I used wire-load standard models.
As I see through my generated sdf file, there is not any timing(delay) report on my interconnects (all are set to 0)!! LIKE:
(INTERCONNECT U26245/Y U26248/A (0.000:0.000:0.000))...
Hello.
Does anyone know where can I find costs of tape out in different companies (like TSMC,...) in 2010-2011?
The costs for test IC and mass production and ...
I want to know how much it costs in different technology sizes and what is their constraints about the design (like die sizes and...
Hello
Is there any tool which can draw my transistor level layout, by a verilog netlist?
I have used tools like Microwind but this tool isn't complete and there is no way to limit size of layout and it isn't very clever in drawing automatic layout so it will providing a big layout which is not...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
