Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am confused about the explanations for latchup and latchup prevention.
I have seen the cross section views such as shown from a google search.
Why is it that there is no parasitic npn or pnp shown between the source and drain of the nmos or pmos, respectively?
The reason I ask is this...
Hi everyone,
I'm confused about PLL loop bandwidth unit consistency. Can anyone clarify this issue for me? I would greatly appreciate it!
My class notes claim the following:
Kv = PLL Loop Bandwidth = Ko*Kd with units of [(rad/sec)/V]*[V/rad] = [1/sec]
where Ko is the VCO gain in units of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
