Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, im new to verilog and i need your help.
I have to create a verilog code capable of "add or substract" frequencies (+-1 Hz).
What i mean is this:
I need a code with (for example) input A, and input B
If I have a 1K [Hz] clock input , I can divide its frequency to (for example)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
