Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have a schematic and layout in Cadence that includes multiple independent power lines. I created them on the schematic and used pins for these power lines. However, on the layout, I am experiencing some problems due to Cadence not recognizing those pins as vdd or gnd. Is it possible for...
Are there any chips that have a few (1, 2, 4, 8,16) discrete Floating Gate MOSFETs (FGMOS) that can be individually programmed (preferably with different voltage levels)? If so, where can I obtain?
Hello, from what I understand from literature, in the subthreshold region of operation, the gm of a transistor can be found with the following equation:
gm = ID/(n*UT) where n is the substrate factor.
What I couldn't understand is if the same equation could be used to find the bias current -...
Hello,
I am trying to design an Operational Transconductance Amplifier (OTA) to be used in the following band pass filter (C4 BPF):
It has the following transfer function:
Both Gm1 and Gm2 are subthreshold transconductances.
What is the most suitable OTA design/architecture for this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
