Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I work with HSPICE2010 and have a Verilog-A module which has vector and real parameters. I am not able to pass such vector parameters from the netlist file. No problem with real parameters only.
NETLIST
=======
.hdl mylibrary.va
x1 node1 node2 mymodule realpar=12.2 vectorpar='[1,3]'...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
