Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I just practice a NMOS layout with dummy.
After searching some associated threads, I know for a dummy NMOS all terminals (D, G, S, B) should connect to vss. But for the left dummy NMOS, since its drain has been connected to higher potential, I can’t connect all terminals together. So I connect...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
