Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Construct a FSM based circuit
for the following specifications:
a.Two 1 bit Inputs: x, y
b. Output: F
c. F is: i:'1' when x and y are unequal for three consecutive clock cycles
ii: else 0
answer must include:a.The state diagram
b.T he associated truth table
c. The simplified boolean...
hello to all
this is santhosh kumar,
i wrote cdac 2013 and i got 2289 rank.. is there any possible to get seat in PGD-VLSI???
and another thing is i already completed PGD-VLSI on back end. lack of placements im trying to cdac. Is this seat is any feteching for my career? plz give me good...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
