Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'd like to design a PMU, boost 15V, buck-boost(inverting) -15V; then two charge pump output +-20V. But most HV process use the N buried layer to do the HV MOS, all the LV5V device can isolated by HVNWELL and N buried layer. But how to isolated the HVMOS? So I confused about the process...
Thanks for your reply, I will check the gain margin.
Added after 7 minutes:
The waveform looks like a trangle rather than a sine wave. And the EA works like a comparator, the output is always saturate. The buffer(source follower) output cannot follow the EA output very well.
Thanks for your...
yes, I use the VCVS with gain 1. But I confused with the STB simulation result, the phase margin is enough, why the output oscillate? I thought about the slew rate of the EA and the buffer, it seems that the buffer can not follow the EA_out quickly. So I change the buffer to a VCVS.
Added...
I would like to design a ldo with buffer, but some strange thing happened when I added the buffer. The phase margin is ok, but the transient simulation result show the output is oscillation. When I change the buffer to a VCVS, the transient oscillation disappear.
Please help to analysis why the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
