Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello Everyone,
I am learning System Verilog DPI. I am trying to export a function written in System Verilog and trying to call it from C. However, I am facing the problem on how to export the function and how to call it from C. Below is the code I wrote in System Verilog. Can you please give...
Hello Everyone,
I am trying to implement a ring oscillator true random number generator (RO-TRNG) and synthesize it in DC compiler. However, DC compiler is showing me a warning "
Disabling timing arc between pins 'IN2' and 'QN' on cell 'loop[5].ro1/nand_2/U1' to break a timing loop. (OPT-314)"...
Hi,
I was reading about the diffie hellman key exchange algorithm. I was wondering how much latency/cycle is required to generate g^a in hardware if a=128/256 bit large random number? Can you also suggest me how to generate a faster g^a in FPGA/ASIC?
I have the same question for hash function...
I want to implement the wrapper using p1500 standard and implement WIR, WBY, WBR registers. So my question is there any software like synopsis, vivado, cadence etc available which can create the wrappers or have options to modify any generated wrappers or do i need to write verilog for each...
Hi,
I am new in this field. I have rtl code of an IP. Now I want to implement wrappers around the i/o ports. Can you please suggest me how to do that? Do i need to write rtl code for the wrappers as well or any other means are available?
Thanks in advance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
