Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I recently studied about the PLL and synthesizer and got a LMX2531 EVM.
When measuring the tuning voltage vs output frequency, I found that the frequency decreasing as tuning voltage rises i.e. negative Kvco. And the result is in the following figure.
To the best of my knowledge...
I don't have these specs when designing PLL.
All I know is that I have to minimize the jitter while the phase noise doesn't perform too bad.
I saw a design metric from "PLL performance, Simulation and Design" which said that if I want to optimize the jitter performance, the best choice is to...
Hello guys,
I'm confused about how to decide the parameters of PLL(loop bandwidth, phase margin etc.)
I know the loop bandwidth should smaller than 0.1*phase detect frequency so that the system is stable.
And there is always a trade off between lock time and phase noise/spur.
However, is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
