Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I was reading some paper regarding galios field and a snippet of code was given as shown below
for i = 0:7
for j = 0:7
result [i+j] ^= a[j] & b[i]
in this i m not able to understand the operator "^=".Is this some reduction operator..kindly help
Reed solomon DEcoder input
I am implementing a reed solomon decoder but i am not able to understand what input i must give to the d decoder,waht is the corrupted received codeword.strictly i am doing only the decoder so i have to input the R(x)=c(x)+E(x) to the decoder.Kindly help asap
Hii.i am trying to simulate a verilog code.i am using MODELSIM SE 6.5..but its coming as no design loaded and shows as below..what does it mean
** Error: (vopt-19) Failed to access library 'xilinxcorelib_ver' at "xilinxcorelib_ver".
# No such file or directory. (errno = ENOENT)
# ** Error...
Hi am very new to verilog..however i have to submit a code for my assignment and from net i got d code for reed solomon codec.I am using Xilinx 9.2i and MODELSIM SE 6.5 but i m getting Illegal redeclaration of 'inv_gf256' ,Illegal redeclaration of 'gf256mult' in this code..kindly help me asap...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
