Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
a question
Hi,
Who can help me answer this question?I will appreciate you.Thank you.
--------------------------------------------------------------------------------------------
For the VHDL memory description, the following inputs occur:
For clk1 cycles, N, N+1, N+2, N+3, N+4:
WE1 is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
