Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rmy

  1. R

    What is the milkyway in asic flow?

    milyway in asic? Milky way is just the way of preapering the data base for the for the tool to do the manipulations that is related to the synopsys data base. it is the process of creating the database by giving various standard cell libraries, technology files etc.
  2. R

    CMOS NOR gate's Layout?

    find some thing here http://www.vlsitechnology.org/html/cells/vxlib013/nr2.html
  3. R

    how to get the total number of different cells in DC?

    you can get the total number of cells by just typing report_cells, or just use the GUI where you get all theblocks of your design where you can know total number of cells in each and every block. which you can do it through command line also but you can do it easily with gui.
  4. R

    Why does CMOS technology dominate in VLSI manufacturing?

    CMOS has a full swing in voltage at the output. It is a voltage controlled device that makes it operate with less leakage current. The processing of cmos easier than bipolar devices. even though speed of operation is less compared to the BJT's it is used more because of it occupying less...
  5. R

    What is ASIC and how does it differ from FPGA?

    What is ASIC ? ASIC is a Application specific integrated circuit means a circuit designed for a particular application which cannot be reconfigured.
  6. R

    Question on a CMOS Inverter!

    the inverter will be working as a buffer but it does not have the full output swing in the output voltage between VDD and VSS.
  7. R

    What is the GDSII flow in ASIC design?

    gds2 specification GDS II is in the binary format which is given to the fabunit to get your design fabricated. every company uses their own methods to maintain the confidentiality.
  8. R

    how to clear setup and hold violations?

    the setup has to be checked and fixed during floorplanning, placement, CTS by changing the clock latency and the hold is considered during the CTS by inserting the buffers in the data path.

Part and Inventory Search

Back
Top