Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi.
I'm struggling for converting my schematic to symbol or library block because my schematic is too large to set other block
I'm familiar to use cadence spectre; it is very easy to make large schematic to small block using symbol as you know.
So i think it is easy to make my schematic to...
Hi.
I'm studying about LFSR recently, but there is some problem.
This is 3-bit LFSR and my book said that this circuit is expressed by primitive polynomial of p(y)=y^3+y+1
I thought that Y3's value is y and next Y3's value is p(y). But after I have calculated it, I saw it was wrong.
So, I...
Hi.
I have a problem that VCO simulation doesn't work when I set initial condition.
This VCO works well at schematic step. (All pins set to I/O) But when I load this circuit for subcircuit using symbol with initial condition, It doesn't work and error occurs.
When I clear up this initial...
Hi.
I have some problems of understanding of acquisition range of PLL.
My book says that type I PLL has low acquisition range and type II PLL has high acquisition range because it has frequency detector.
I want to know 1) the definition of acquisition range in PLL, 2) and why frequency...
Hello.
I studied PLL for the first time, so i have confused about some characteristics of PLL.
I know that PLL has LPF after the PD and this LPF has transfer funtion of 1/(1+s/w_lpf) for type 1 and (I_p/2*pi)*(R_p+1/sC_p) for type 2.
What i want to know is the meaning of this two LPF's...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
