Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rku

  1. R

    Interfacing Freescale MPC to FPGA (input/output delay constraints)

    First of all, thank you ads-ee for the reply and I appologise for the amount of ambiguity in my question. I am relatively new to STA and am just trying to learn. :) The CLKOUT frequency of the Freescale processor is 64MHz (MPC5566 operating at 128MHz). The FPGA being used in the design is...
  2. R

    Interfacing Freescale MPC to FPGA (input/output delay constraints)

    I am trying to interface a Freescale microcontroller (MPC) with FPGA. MPC has an external bus interface (EBI) with EBI clock (CLKOUT) which can be used by the FPGA. All control/address/data signals of MPC (TS, TA, CS, RDWR, ADDR, DATA etc.) are output by MPC wrt the CLKOUT signal. The FPGA is...

Part and Inventory Search

Back
Top