Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rituparna dhar

  1. R

    Does the depletion regions touch in a JFET at pinch-off?

    @ flatulant..but if the depletion regions touch each other then how the electrons can flow?
  2. R

    jfet..pinch off region

    we know that when drain current is pinched off..drain current is 0..then why in pinch off region drain current is said to reach its max. value..denoted by idss?
  3. R

    What's happening in JFET during the pinch-off region?

    3.during pinch off region gate to souce voltage is 0..nd as drain 2 source voltage has no relation with the drain current..it becomes constant..
See more

Part and Inventory Search

Back
Top