Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I'm doing a project in Cadence encounter where I need an even number of inverters in a chain, basically to form a delay line. However, when I look at the generated schematic, I can see that tool has removed all inverters and simply connected I/O net. I think this is due to internal...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
