Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I need to design a comparator through Verilog AMS. Could anyone guide me on how to approach? I am new to the language and don't know how to model analog systems like comparators/ op amps/sample and hold etc.
I need to design a comparator through Verilog AMS. Could anyone guide me on how to approach? I am new to the language and don't know how to model analog systems like comparators/ op amps/sample and hold etc.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
