Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Voltage Doubler using cmos(analog integrated circuits)
I need to design a voltage doubler using cmos. Input voltage being 3.3 volts and output must be greater or equal to 6 v.
Output resistance=100kohms
output resistance=1uF
180 nm cmos technology
max efficiency
and
low layout area
I want to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
