Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You got too large load set on output port.
umc18io3v5v_slow/P8A/P is apparently a pad cell's pad , which connect bonding wires. This load is too large for cells inside the chip.
If you mean the output pin of your adder is to drive a pad cell, you should use the pin umc18io3v5v_slow/P8A/{some...
Hi,
I have a question about the clocking block in systemverilog.
According to IEEE 1800-2005, the "input skew" specifies the time between the sample point and the clock edge. I tried the following code:
`timescale 1ns/1ps
interface if_dut(input logic clk);
logic [5:0] counter;
logic...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
