Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
please can anyone help how to relate the rise/fall voltage(V-T) table in the ibis file with corresponding composite currents.
I need to validate the v-t table to match with composite currents ??
thanks,
raj
Hi,
I am running the ibis using cadence Sigrity tool where I am observing pull up/ pull down min to max current range is 6X ...ex if min(slow corner) current is 2mA and for Max(fast corner) 14mA. usually for pvt condition from slow to fast cannot be 6-7X.
Please advice me what will be the...
Is Id(drain) current equal to Is(sourc) when volage source connectd (CG Amp) ...??l
Hi,
I am finding Current gain of Common gate amp with gate biased and applying supply at source.
If I measure Iout/Iin getting 1 as current gain till mosfet is ON and when mos enters to cut off it is giving...
Hi,
shallow trench isolation (STI) that cause the LOD effect, it increase the pmos driving strength and lower the nmos driving strength.
Please can anyone share the link related to above statement I am not getting cleared idea how it exactly.
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
