Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to know the how a mux is synthesized...how to arrive at the depth of logic for, say, a 4-1 mux with sel[1:0]. in general, given N inputs and M selects and 1 o/p, how do we arrive at logic levels.
thx in advance...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
