Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How is a multiplexer synthesized

Status
Not open for further replies.

putra_sena

Newbie level 1
Joined
Aug 12, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
I want to know the how a mux is synthesized...how to arrive at the depth of logic for, say, a 4-1 mux with sel[1:0]. in general, given N inputs and M selects and 1 o/p, how do we arrive at logic levels.

thx in advance...
 

vivek_p

Advanced Member level 4
Joined
Feb 16, 2010
Messages
115
Helped
10
Reputation
24
Reaction score
9
Trophy points
1,298
Activity points
2,009
The mux will be synthesised as a set of AND , OR and NAND gates...try synthesising the design using Xilinx to view the RTL schematic
 

DigitalLogician

Member level 2
Joined
Dec 20, 2009
Messages
46
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,540

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top