Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Please share some tricks to speed up nanosim simulations..... I have launched simulation for smps which is simulating at very slow speed.......and i want results very fast.....
from one experienced person i came to know that increasing acc_limit and pwl_limit speeds up the...
Thanxs but could you please tell me how to set bind key for this command exactly.......
i know how to set bind keys for single command but i dont know how to embedd cell view in to bind keys.........jplease tell me what shold i write ???
Hi,
I m newbee in virtuoso......... I gets frustated in descending down and up the hierarchy bcoz every time it PROMPTS me for before descending.....
I have heard that there is some way to disable prompting..... i.e just by pressing 'e' i can descend in the hierarchy...........
in short I...
Hi,
I m newbee in virtuoso......... I gets frustated in descending down and up the hierarchy bcoz every time it PROMPTS me for before descending.....
I have heard that there is some way to disable prompting..... i.e just by pressing 'e' i can descend in the hierarchy...........
in short I...
Doubt STA.....
Hi all,
I have read in some PPT that for maximum freq of clock we check for following timing paths for maximum delay :
1. Reg to Reg
2. Reg to output
3. Input to output
My question is that why we donot consider "Input to Reg path" for maximum frequency calculation ??
Please...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
