Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
image is in jpeg format. I am using ISE xilinx 14.2. I have used IP core ROM for storing image pixel values in .coe file. I have written VHDL code for enhancement of image then I have stored results in IP core RAM. now i want to read the contents of RAM and then i want to convert it in image. so...
in fpga when gates in one cell are used completely, it switches to other cell and uses gates available in that cell. i want to know when it shows the gate count does it include all gates in that other cell or it includes only used cell in gate count??
i have used matlab code to convert image into .coe file,loaded that .coe filr into block ROM,created VHDL module in xilinx 14.2 for addition,stored that result block RAM,created test bench,verified the output.
in Isim simulator i got the output showing that corresponding pixel values of two...
i am working on image processing using xilinx 14.2. i have used IP core, block ROM to store .coe file of images. i have added two images.now i want to convert the obtained result into image. i have used Isim simulator.
please guide me.... which file i need to use so that i can convert it in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
