Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello Everyone :smile:
I am using Xillinx ISE suit for ASIC designing. I am able to show my simulation results in machine(0,1 form) language but I am intended to show it in ASCII or Alphanumeric characters. Is there any possibility to show it or is there anyone to tell me such tool to convert...
Thank you for the help but as far as I know these details are for specific FPGA board but I want to count it independent of any board.
~With Regards
Priyanka Singh
yeah i know there is simulation results they don't tell us about Gate counts. I want the exact gate counts, how much all the primitive logic gates are involved in the design?
Hello All,
I have generated netlist for my VHDL code now I want to find out gate counts for the VHDL code.
Kindly tell me how to calculate gate counts.
~With Regards
Priyanka Singh
Ok sir I will check that.
But that will not be sufficient as I required such description which has some format of nets. Don't know the file extension yet.
Anyways Thanx for concern!
~With Regards
Priyanka Singh
Thank you sir for helping but I had gone all the steps you have mentioned above. I just don't want the schematic diagrams of internal nets only, I also need the whole written specification of how much logic is involved at lower level.
Thank you!
~With Regards
Priyanka Singh
Hello All :-)
I am facing regularly netlist regarded problems as I am on the way to generate netlist for my VHDL code.
For me Netlist means to know the exact structure of Gates or nets used in the VHDL code implementation.
I have generated .ngc file & .ngd file through synthesis and schematic...
vhdl netlist related query
Hello All,
What is .ngd file and how can we convert a .ngc file into .ngd file.
Kindly help me in generating netlist of a vhdl code.
Thank you!
~With Regards
Priyanka singh
Hello All,
I want to generate netlist of a VHDL project in Xillinx ISE project navigator.
Kindly help me through your valuable experiences.
Thank You! :-)
~With Regards
Priyanka Singh
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
