Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Prathibha Rao

  1. P

    Documents on Advanced technology

    Hi all, Can you please let me if anybody know about the layout taken cares in 14nm technology? Regards, P.R
  2. P

    Documents on Advanced technology

    Hi, Can anybody please send me the documents on finfet or 14nm technology? Regards, P.R
  3. P

    Document about memory register layout

    Okay Thank you. I will look into that documents and if any doubt comes I will post it. Regards, P.R
  4. P

    Document about memory register layout

    Hi, Can anybody please send me the useful document about memory register layout in cadence? Thanks and regards, P.R
  5. P

    Cadence layout tool accessability

    Hi Sir, Sorry I am not able to get the Layout tool from the first link and in second link I didn't find any Download option. Please help me. Regards, P.R
  6. P

    Memory cells basic documents

    Hi, I am a fresher to memory layout and which one is good to learn in starting stage? I think SRAM and DRAM, is I am correct? Regards, P.R
  7. P

    Memory cells basic documents

    Hi, I wish to learn about memory cells in vlsi, can anybody send me the basic documents which you referred before? Regards, P.R
  8. P

    Cadence layout tool accessability

    Hi, I have searched in orcad website but I din't find any vlsi layout related tool. Can you please help me?
  9. P

    Cadence layout tool accessability

    Hi, Actually I worked on Cadence virtuose of licensed version in one year back. But now I do not have access for that, now I need practice the layout and brush up the things. Please suggest me on this, how can do practice now?Is there any trial version? regards, P.Rao
  10. P

    what are Tap layers in Tap cells?

    Hi, Thank you. But I discussed with one of my friends their response shown in below cross section. please let me know your points of view on this. regards, P.rao - - - Updated - - - sorry in above fig one layer name is missing. The dotted line shows the "Tap layer(from LSW)".
  11. P

    Active density effect in standard cell layout?

    Hi, I am working for standard cell layout. Can anyone please explain me what is Active density and what will happen if Active density in not uniform? regards, P.Rao
  12. P

    what are Tap layers in Tap cells?

    Hi, Can you please explain the what all Tap layers used in Tap cells for standard cells? Thanks and regards, P.Rao

Part and Inventory Search

Back
Top