Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In order to avoid routing metals over active layer or transistors.
Can anyone please tell me the alternate or the best way for the routing..
Thanks in advance..:)
Dear frnds
i'm designing a layout for rx pwm bit block..
Here i'm having high width values for trgate.
i've attached my schematic block here...
i'm going to place the pmos of all 3 trgates in a NTAP and same for nmos in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
