Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I use Coware SPW for block-oriented design; after verifying the operation of the system, SPW will generate to VHDL. Manually pinout in Xilinx ISE and/or EDK. This workflow is easier for me than purely programing in VHDL.
fpga board buy
Hi everyone,
I am newbie in FPGA; recently I decide to buy a FPGA board to study.
I am considering two boards:
1. Virtex-4 MB (DS-KIT-4VLX60MB) with XC4VLX60
**broken link removed**
2. Virtex-4 ML405 Embedded Platform (HW-V4-ML405-US) with XC4VFX20
**broken link removed**
My...
Cadence SPW on Linux
Problem solved!!!
It is common problem when installing Cadence software to updated kernel. In my case, I choose Scientific Linux 3.08, which is a free clone of RedHat Enterprise 3.x. This OS supports my SATA HDD. After that, with little trick in sortload, I finally can...
Hi everyone.
This is my first post in this forum, I really need helps.
My system is AMD64 dual core 3000, 2GB RAM.
I try to install Cadence SPW 4.82 and 4.9 in Linux Fedora 6.
Already use trick setenv LD_ASSUME_KERNEL 2.4.1 with out any luck.
May be I still newbie with Linux.
Can anyone...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
