Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi there,
i need ff1152 and fg456 footprints for orcad for virtex2 chip range. if someone has to share them with me, i'm ready to give interesting xilinx IP core rewards, or if someone has a problems with sysgen i could help with fixing.
greetings
hi
please look at this. this is v22_bis old simple qam modem design. it has all the basics you need to enter the field of modem design:
1. polyphase shaping filter with upsampling
2. mixer
3. another upsampling
4. dac/adc + channel effects emulation
5. AGC with hilbert transform anvelope...
slew rate + drive strength
hi,
fast slew rate is not ALWAYS better than slow slew rate. fast transitions can cause undesired reflection. on the other hand, by limiting drive strength one can avoid ground bouncing. this issue is critical when rating buses.
btw, i've been developing 802.11a digital PHY for intermediate frequency range (software defined radio). for example, demodulator with smoothed LS channel estimation/equalizing, full featured synchronization acquisition and tracking, and FEC, fits into virtex2 2000.
most intuitive tool for designing digital communication on FPGA (to be more specific: for DSP in digital communication) is Xilinx System Generator. It generates VHDL according to the model defined in Simulink.
Also, the question of theoretical background (what exactly to implement) is more...
using TMS320C5510 and virtex2. you can interface thru EMIF of dsp, where FPGA is configured to be seen as static memory space, or thru McBSP serially if suitable.
Re: DSP or FPGA
there is a trend to use so called "soft processor cores" lately. these are optimized FPGA cores, used for decision-oriented tasks within system on reconfigurable chip... as i know, DSP cores in the terms of rough definition of DSPs as "CPU with multiplier"... are not available!?
Re: ISE and Matlab ?
there is no need to change auto-generated code. but, sometimes there is a need to use project generated in sysgen as a module in bigger design (which for example employ multiple clock domains...)... only if so, you should change some of the autogenerated files.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.