Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Parth Pandya

  1. P

    How to do coverage in vcs

    Hi , Are you giving urg -report check -dir simv.vdb ?
  2. P

    How to do coverage in vcs

    Hi , I got [URG-DNF] error only when path given is wrong. Please check that your path for simv.vdb is correct :) .
  3. P

    Line Coverage in urg report

    If anyone have used urg tool for code coverage. Do you know what to do to exclude lines in coverage report once design has changed. Currently I am changing exclusion files each time design changes. Any switch is available for that?

Part and Inventory Search

Back
Top