Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by parkpika

  1. P

    RC Integrator and Capacitor

    It is not for homework. I'm trying to get a intuitive idea of the difference between the two.
  2. P

    RC Integrator and Capacitor

    RC integrators and capacitors both store charge on the capacitor based on the input voltage. 1. What is the main difference in operation between the two? 2. Why and when would you use one over the other?
  3. P

    What is INL of a converter with missing code?

    If a converter has DNL =-1, has a missing code, what is its INL?
  4. P

    Multi-finger layout to reduce gate resistance

    Why does the multi-finger layout technique reduce gate resistance? Thanks!
  5. P

    Slewing and linear settling

    I'm still confused about settling 'linearly'. Intuitively, when the output is near the final value, it will behave exponentially, getting infinitesimally closer to the final value. How can this behavior 'linear'?
  6. P

    Slewing and linear settling

    "The amplifiers don't linearly settle when there are large signals are present as input." What does settling linearly mean? Signals settle exponentially because of charging/discharging caps? How is this different from slewing?
  7. P

    Hold time fix after tapeout

    No I was just wondering because I've been asked this question in an interview before.
  8. P

    Hold time fix after tapeout

    What can you do to fix hold time after tapeout? Can you fix by decreasing voltage or operating at higher temperature so the data is slower?
  9. P

    Low frequency operation of D flip flops

    I have a transmission gate flip flop with NOR gates for set/reset . In simulation, this flipflop works fine at high frequencies ~10MHz but when I clock it at 100 kHz, it starts to fall apart. Does transmission gate FF not work for frequencies below 100 kHz?? I'm using 90 nm cmos.
  10. P

    Mixer design and optimization in ADS

    I'm designing a mixer in ADS and I'm trying use its optimization function to help me. I can set optimize for noise figure, ip3_out, but I'm not able to set a goal for conversion gain as ADS does not have a block that calculates this (AFAIK). So I tried making a equation for conversion gain but...
  11. P

    PCI Express Protocol and Verification Discussion

    Say for example, if a colleague asked you how to verify PCIe? Can you describe briefly how you go about doing this from a verification perspective? What you would test and how etc? I just want to get a idea what kind of things I should look at.
  12. P

    RC Integrator with Opamp or OTA

    The traditional RC integrator is implemented with an ideal opamp with RC. I've seen some integrators with OTA with the same RC configuration. Why does this work? OTA has high output impedance right?
  13. P

    Conversion to integrator based filter

    For inductors, I understand. But why do we still convert capacitors to active based when you can just use a capacitor?
  14. P

    OTA and OPAMP output impedance

    Opamp with diff pair with single ended output with Rl as the load would give you Aol = gm*(ro||Rl). no?? or is this OTA? I know that opamp just has a buffer at the output so what would be the VOLTAGE of the opamp with the above opamp with buffer? Thanks!
  15. P

    OTA and OPAMP output impedance

    Thanks for your reply. But I'm still confused of the opamp's output. Isn't opamp's output also Vo = (gm* (ro||Rl)) * Vi??

Part and Inventory Search

Back
Top