Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All
My top level design is in VHDL and my block modules are in verilog. I was trying to instantiate a verilog module in VHDL by writing VHDL wrapper for it by instantiating component form in top level module for the verilog block.
'define MEM_RST
module memory ( clk...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.