Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL equivalent of the Verilog

Status
Not open for further replies.

padmankk

Newbie level 1
Joined
May 21, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Hi All

My top level design is in VHDL and my block modules are in verilog. I was trying to instantiate a verilog module in VHDL by writing VHDL wrapper for it by instantiating component form in top level module for the verilog block.

'define MEM_RST
module memory ( clk,
`ifdef MEM_RST
rst,
`endif
wr_bar,
addr,
data_input,
data_output);

COuld anyone tell me how I must translate the `ifdef when I write the component form for the above module?? I looked up and I understand that if generate is to be used if the ifdef was present in the architecture. Since this is present in module declaration, I am having trouble with the instantiation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top