Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can find a good tutorial at the followink link.
https://www.designers-guide.org/Analysis/comparator.pdf
In case to extract statistic parameter define a calculator expression with cross and value functions to determine offset value. Decrease the input speed of signals and apply full speed...
sfdr of adc
I use binary weighting of digital output data at Cadence calculator like (BIT<7>*2^7+BIT<6>*2^6...) Of course you can use an ideal DAC also. DFT will sample discrete points of this summed data.
ideal sfdr of a dac
You will do a transient simulation, assume sampling with a 500MHz clock, fsampling is 2ns. For 8-bit performance 256 data points is sufficient for FFT. Do a minimum 256*2ns (512ns) transient simulation. Input sinus frequency should be (127/256)*500M. 256 is FFT points 127 is...
analog to digital converter input buffer
Hi,
I want to drive the Bootstrapped Switch Track and Hold circuit for a 1.5Gs/s, 8 bit CMOS ADC. For 0.18um CMOS process, normal source follower buffer has linearity and gain drawbacks because MOS transistor's output conductance is strongly nonlinear...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
