Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by omidsht

  1. O

    Looking for books about digital receivers

    Re: Digital receiver book? Hi, do you have pdf of Transceiver and System Design for Digital Communications ? thanks in advance
  2. O

    problem with xc18v04 and xc3s400

    I have the same problem with xc3s400 and xcf04s (after successfully erasing,programming and verifying the PROM the loading of FPGA with Prom don't complete and the DONE pin stay in low). Could you solve the problem ? please help me.
  3. O

    Problem in XC3S400 FPGA configuration through XCF04s

    Hi I have made a pcb board of the attached schematic, but I it has a problem. When I program the FPGA (xc3s400) solely through jtag (Platform cable usb II) the FPGA is program and okay, also when I program the FLASH (xcf04s) solely it is programmed as well (as impact says), but the problem is...
  4. O

    2 questions on signal processing

    Hi, I need some informationn and tutorials on the following subjects. I would be so thankful if somebidy help me with some clear and good stuffs. 1-Affine Projection Algorithm (APA) 2-equivalent Averged System
  5. O

    how to calculate impulse response ?

    Hi , 1-i have the zeroes and poles of a model , how can i calculate the impulse response or transfer function ? 2- i have a vector of inputs and a vector of outputs of a system in time domain . i want to calculate the impluse response (or transfer function) of this system to get the outputs of...
  6. O

    External Interrupt in Microblaze

    I want to start learning microblaze . can any body guide me what to read and where to get them ?
  7. O

    what is the protected type of shared variable?

    Re: what is protected type ? can it be synthesized ? it seems that ISE 10.1 and leonardo 2007 cant synthesize it ! what to do ?
  8. O

    what is the protected type of shared variable?

    what is protected type ? Hi , when i declare a shared variable like this : shared variable o1 : bit :='0'; the warning says : the shared variable mut be of a protected type ? what is protected type and what shall i di ?
  9. O

    need exemplar library (exemplar_1164)

    need exemplar library Hi , I need exemplar library (exemplar_1164) , i did a search but i couldnt find it . i would be so thankfull if any body could give it . i am in need] regards (omidsht AT yahoo DOT com)
  10. O

    what is "new" instruction in vhdl ?

    Hi , what does "new" do in vhdl ? i see it was used in declaring packages !
  11. O

    what is " XILINX environment variable " ?

    Hi , I have installed ISE10.1 and I have MATLAB R2008a. then when I run SELECT MATLAB vesion for Sytem Generator from ise10.1 - dsp tools from start menu , in the apeared window i see my matlab , then when i tick it and select okay , it says : "error - XILINX environment variable is not set " ...
  12. O

    time measurement in simulation

    I know that processes are in parallel . what i mean is this : imagine we have only one process, which there ar some sequential instructions and we have a function too. I want to know how much time does it take to execute this process from beginning to end , and also how much time does it take...
  13. O

    time measurement in simulation

    I want to see how much time it takes to do a part of my process code or a whole process code in vhdl
  14. O

    C6713 DSK, Using McBSP to communicate with daughter card

    Dear LunaCity , I want to do the same work as you , but my problem is that I dont know hot to program the CPLD and how to change the registers in CPLD to connect the mcbsp to expansions , please tell me how you did that , then i will try and i am sure i can solve your problem because I know...
  15. O

    how to simulate netlists such as EDIF and NGC files ?

    Hi Dear Farhad , I synthezied my vhdl code with ISE9.2 and I created a post-synthesis simulation model (or PAR). then when i want to simualte that post-synthesis model (or PAR) , after some time ellapsed in simulation (very short , about 20000 ns) it gets the following error and simulation...

Part and Inventory Search

Back
Top