Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by okguy

  1. O

    wafer process based on N-substrate

    Hello, Which foundry can deliver wafers based on a N-substrate :?: I.e with PWELL instead of standard NWELL ? I am looking for a sub-micron process below or 0.35µm. Thanks for your help, OkGuy
  2. O

    MAGIC real technology files

    Hi, I am looking for some MAGIC technology files, especially: Chartered Semiconductor (0.13 micron) IBM 0.18 (7RF) Jazz Semiconductor SBC18PT (0.18 micron SiGe process) TSMC (90 nanometer 1P9M) (https://opencircuitdesign.com/magic/tech.html#Vendors)...
  3. O

    [Moved]: HSPICE: .MEASURE AVERAGE on a SWEEP DC analysis with 2 parameters

    Oups, the HSPICE command is : .dc var1 dec 10 v1min v1max sweep var2 dec 8 v2min v2max
  4. O

    [Moved]: HSPICE: .MEASURE AVERAGE on a SWEEP DC analysis with 2 parameters

    I am running the following DC analysis sweeping 2 parameters : .param var1=v1min var2=v2min .dc var1 dec 10 v1min v1max sweep var dec 8 v2min v2max Then I want to get the average value over these 80 DC analysis : .measure dc vth_n avg lv9(mn0) .measure dc vth_p avg lv9(mp0) But the result...
  5. O

    Regarding Technology file and Interconnect Technology file

    I have the ITF file, I use the grdgenxo command to build the .nxtgrd, but it includes lots of binary stuf that I would like to read for my manual estimations. Is there a way to build .nxtgrd file WITHOUT binary ? Thks, Rgds, OkGuy
  6. O

    [SOLVED] routing with metal layers over MOS

    Routing with metal 1 or 2 will affect dopings in gate or drain/source and obviously add parasitic capacitances. From Metal3 and above, it affect only parasitic capacitance. So, we avoid such routing. In some case, those effects are not critical if your amplifier is not critical ...
  7. O

    HSPICE 2012_2 vs 2008_1 : .measure

    In my netlist, I use : a DC ... SWEEP ... command and later a : .measure dc IDS avge In hspice 2008_1, the average measure was done on ALL the DC current. In hspice 2012_2, the average measure is now done for each sweep on only the DC current. Does anyone know how to calculate the average on...
  8. O

    Best free gds/oasis ic layout viewer

    I prefer klayout because you can import the tech file from Cadence to get the same colors and shapes as Virtuoso, but on Windows, Mac and Linux... for free. It because very convenient on Windows to double click on a GDS file and get the same view as in Cadence. It also import Calibre DRC results...
  9. O

    Steps for installing Cadence IC5141 on Fedora 9

    The proper font (at least for me) is : xorg-x11-fonts-ISO8859-1-75dpi-... OkGuy
  10. O

    problem while invoking cadence in fedora: X error of failed

    The proper font (at least for me) is : xorg-x11-fonts-ISO8859-1-75dpi-... OkGuy
  11. O

    TCDA tools difference

    TCAD tools difference What are the difference between those TCAD : - Synopsys ISE - Sentaurus - SILVACO Thanks, OkGuy
  12. O

    Apple future : iTV + iRemote + iMovies Store

    I have just known that Apple is working on an iTV. The magic here is based on the iRemote, a touch screen remote controller to fully control your TV. The remote controller with so many buttons (in languages that you don't understand from country to country). The target is to ease the TV control...
  13. O

    Standard Decaps in Industry

    When decoupling, pay attention to the root square of the product Lbond x Cdecap with : - Lbond = bonding wire inductance - Cdecap = decoupling capacitance It can resonate with your circuit application frequency anf create a lot of spur in your signals ! A trick is to add a damping resistor in...
  14. O

    Some very useful SKILl tools for Cadence chip Layout

    Some very useful SKILL tools for Cadence chip Layout I found it very useful :idea: Here are some very convenient layout utilities gathered in a [Utilities] Layout menu : - Chip Slice : after setting the heigth and thickness of each layer (you can save them), you can get a layout view with a...
  15. O

    ADS momentum tutorial?

    Is there any momentum lab or training to explain the method to generate Cadence & simulators views & models ?

Part and Inventory Search

Back
Top