Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: ABOUT CONFIG ALTERA ACEX By MicroProcessor & Flas
See this page for Altera devices:
http://www.@ltera.com/support/devices/programming/configuration/sup-configuration.html
Re: xilinx bit files
For the same design you may have different configuration commands (incl. parameters) in the bitstream. For example, you can specify either using Jtag clock or CCLK.
matlab to vhdl converter software
Tools such as DSP Builder from @ltera or System generator from Xilinx can be used to generate HDL code directly from Simulink Blockset. Both both tools are not a kind of High-level synthesis tools, whereas the compiler from AccelChip performs high-level...
Re: System C synthesis
I think if you want to design a System-on-a-Chip, which consists of both hardware and software, then SystemC is a good choice as a modeling language. However, SystemC is based on a refinement design approach. That means, you can model the system at different levels of...
Some FPGA vendors offer IP core generators (e.g. Core Generators from Xilinx) which can be used to generate netlists of circuit modules of various types and complexities for FPGA designs. My question is how often do you use these tools provided by FPGA vendors.
In general, I don't use Schematic entry tools. But for some cases, using schematic tools to capture structure of a circuit (a regular datapath) may be useful.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
