Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by oboltys88

  1. O

    ISE IPCore FIFO generator

    Databus is std_logic_vector (7:0). The problem is related to flags wr_data_count and rd_data_count. Without them it works fine.
  2. O

    ISE IPCore FIFO generator

    Hello, when generating fifo with write_depth = 32 and wr_data_count and rd_data_count it is possible to write 31 bytes of data into fifo. When generating fifo with write_depth = 64 it is possible to write only 16 bytes of data into fifo. And data is written 1 time out 4 rising edges of clk...
See more

Part and Inventory Search

Back
Top