Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by o0vvv0o

  1. O

    Verilog examples of how to implement a master/slave SPI

    Re: Master/Slave SPI it that SPI need Money ? We usually send it free in 8 bit mode
  2. O

    what is hot-topic in digital design now?

    h.264 mpge-4 wlan-11abg 802.16 UWB WCDMA ...just my view
  3. O

    Using Viterbi decoders in VLSI design

    about viterbi RE consumes more power than TB does Added after 8 minutes: h**p://scholar.lib.vt.edu/theses/available/etd-042899-123507/unrestricted/SKRETD.***---this is this thesis's link
See more

Part and Inventory Search

Back
Top