Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
I am working on Bluetooth SPP profile by just making connection between Bluetooth module (SPBT2532C2.AT) and PC/ android phone. Now I want to use SPP profile for file transfering. So is it possible to do this or is there any limitations regarding its proprietary or some thing...
hii,
how can ICMR can be decided for designing error amplifier in LDO...????
Vdd=3.3V
on what does icmr depends and how can we decide its value.please reply.
Thank you
thank you..!!
how we can choose between different topologies for designing an error amplifier for LDO.
which one will suit my specs ?
1)single differential pair gain stage
2) cs gain stage
3)source follower stage
thanku sir..
i dont have to use existing specs.and i m trying this design with PMOS.
0.7v drop is normal for ldo design?
can u help me for how to initiate this design.
like how to decide the aspect ratio of mos and which error amplifier shuld i use...
hello,
is it possible to design LDO using cmos technology with following specs:
vin=2.5v
vou=1.2-1.8v
vref=1.25v
Iomax=upto 1 ampere(i.e around 700mA)
i have to do this for my project work.kindly give your suggestion regarding this specs.as sooon as possible.
software to be used is cadence.
niya
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
