Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
Our company is looking for good candiudates with 1+ experience in VLSI field.
Send you resume to me if you are searching for a VLSI job in North india.
Regards, --Nitin
nittin.sharma(at)gmail.com
vlsi jobs
Hi All,
Our company is looking for good candiudates with 1+ experience in VLSI field.
Send you resume to me if you are searching for a VLSI job in North india.
Regards, --Nitin
nittin.sharma@gmail.com
Re: dc report
Leaving net floating/unconnected doesnot effect the simulation but they are major headaches in real designs.
They can get any value due to noise and can creat problem.
It is generally sugested that you designs should not have any unconnected ports/nets since they are just wastage...
Hi,
You can work either way i.e. ask DC to remove hold time problems by adding buffers or ask the layout guys to do it for you. both aproaches are right.
However the hold violation removal at layout stage is more common. They will size the transistors of your synchronizers such that the hold...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
