Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nitint08

  1. N

    CLP - Conformal ow power

    1. Completeness of power-intent (i.e. CPF) written. Here you identifies, power-domains which are not specified with respective strategies. power-domains where false and redundant strategies have been specified. Correctness of various...
  2. N

    power-aware simulations

    I have only mentioned single supply having different states to put my querry in simple way but in actual there 15 supplies being working which are driving respective domains. Thus in simulation, I can see VDD transition as below (attached GIF) over different supplies
  3. N

    power-aware simulations

    Thus if supply-rail VDD having 4 different voltage levels 1. 0.8V (max leakage saving) 2. 0.0V (i.e. OFF-state) 3. 1.0V 4. 1.2V (i.e. FULL-ON, max switching) Than with power-aware simulation, I can see this power-rail being switched between these voltage values. Is that correct?
  4. N

    power-aware simulations

    Please tell which are the simulators being used for performing power-aware simulations. and which wave-form viewers are used. For example, a signal can go to different voltage values during different power-configurations. Does this kind of scaling can be observed in power-aware waveform...
  5. N

    multiple reset polarities in a design

    yes, F1 output driving F2 reset via a inverter. F1(Q1) ---> inverter ----> reset-of F2
  6. N

    multiple reset polarities in a design

    I have few doubts on reset-polarity. Please share your thoughts. 1. Can there be multiple polarities of reset feasible in a design? 2. If Flop (F1) output is reaching another Flop (F2) via a inverter, will such situation be consider as design with multiple reset-polarity...
  7. N

    UPF 2.0 LRM Incorrect for "source/sink"

    UPF 2.0 LRM where source and sink options being explored where user can write the power-intent with the help of supply-sets. It is seen that for set_isolation (UPF command which is used to specify isolation strategy) and set_retention (UPF command which is used to specify retention...
  8. N

    Lowpower : Needed pdf of Conformal_Lowpower_Checks 12.1

    Hi Though Conformal_Lowpower_checks.pdf but its older version 9.1 where i see multiple issues. Anybody working on Conformal 12.1? Please send the Lowpower-checks pdf which contains Commands Lowpower rule checks and CPF rule checks. Thanks in advance. NitinT
  9. N

    Synthesizing Design : Working with Libraries

    Your opinion is in sync with what i have described. Infact what i feel the library development go hand-to-hand in parallel with IP development. Library development people test there cells by incorporating them in some testchip which is again check by them(library development guys) on silicon...
  10. N

    Synthesizing Design : Working with Libraries

    Hi For Synthesizing a RTL to netlist using either Synopsys DC or Cadence RC, we need Technology libraries => which has cell complete information. Symbol Libraries => cell schematic information Constraints File => various delays, clock definitions specified. Please tell how...
  11. N

    [SOLVED] CPF and UPF in low power

    Yes. Due to this If in my SoC few IPs are UPF based and other are CPF based than it is difficult to merge than at SoC level unless one of the power-format is converted (manually i feel) to another and than go on with verification but here new power- intent needs to be re-checked for...
  12. N

    EDA tools support to achieve low power techniques?

    Try get lowpower papers on the internet. Otherwise check Cadence,Atrenta,Synopsys,Apache etc., there you will find more such papers. Access Si2.org, it will also have lowpower stuff. There is one book "LPMM" from Synopsys.
  13. N

    [SOLVED] CPF and UPF in low power

    Adding the above said, These (i.e. UPF and CPF) power-formats are recognised through-out the industry with which you can specify power-gating considerations for a design. UPF and CPF corresponding to any lowpower design being developed in RTL stage and referred till end (i.e...
  14. N

    Lowpower : How analog blocks handled in UPF design

    I have found thatt is done there are two commands begin_power_model end_power_model These can be used to model Hard IP. I have not seen these commands in UPF 2.0 If anybody having UPF 2.1 than please share the same.
  15. N

    Lowpower : Compiler support from both UPF and CPF

    UPF and CPF are the two power-formats being used in the industry for specifying power-intent (or power-intention) of an IP or SoC which talks about multiple power-domains and island and corresponding strategies (Isolation,Level-shifteting,retention). The power-formats includes description of...

Part and Inventory Search

Back
Top