Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. Either derive the entire thing.
2. Or put the whole circuit in a simulator and do a .AC and see the no of poles.
3. Or, understand the whole thing intuitively and figure out which components are likely to cause a pole and which cause a zero.
Use a FPGA, build a NCO, control the frequency, use a DAC and a filter to make it a continuous wave. Building a pure analog circuit with 1-30MHz is pretty complicated using discrete components alone. You might want to look for some FM generator circuits or a circuit that can generate chirp...
Usually, what happens is, as the length is shrunk , the FET starts behaving more like a resistor than a transconductor. Because of this, the gate oxide in smaller length FETs is made thinner to increase Cox (gm increases with Cox). So, for the same area, the reduction in capacitance is actually...
Please clarify your question. Whats your purpose? What kind of receiver are you looking for? IC or an architecture? or by 'receiver' , do you mean the antenna?
I haven't used the Altera one as such. It was a filter generated using matlab's vhdl coder that caused a problem and was un-synthesisable. You'd better ask someone else about this. I have a much much older version of matlab. I doubt its supported anymore.
Laplace transform is a form of fourier transform. Take a signal ,multiply it by e^(sigma t) then take fourier transform, then its laplace transform. We use laplace transform as a more general case with the sigma factor as a variable, just to see for what values of sigma, it converges.
In other...
I need more details on what you did, also which version of MATLAB you're using.
One more word of caution, last time, when i used the HDL coder, it gave an un-synthesizable VHDL code. I don't know how it'll be for verilog.
Whats more important for you? Area or Efficiency? If you don't want to build a discrete circuit, try an IC.
https://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page
I have read Sedra, it was good.
I have read two other books by Razavi and they were both pretty good.
Almost all books in this field cover almost the same stuff. Sedra is the standard textbook .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
